[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [oc] wishbone performance

To: cores@opencores.org
Subject: Re: [oc] wishbone performance
From: Marko Mlinar <markom@opencores.org>
Date: Mon, 2 Jun 2003 08:44:04 +0200
In-Reply-To: <3ED92F12.4050600@mmail.ath.cx>
References: <16620566793.20030526130651@teleco.upv.es> <007b01c326de$c8bd7300$1d96c988@2KDCQ9370JSSHAHEEN> <3ED92F12.4050600@mmail.ath.cx>
Reply-To: cores@opencores.org
Sender: owner-cores@opencores.org
User-Agent: KMail/1.4.1

On Sunday 01 June 2003 00:39, paul wrote:
> Hi
>
> Does anyone have opinion on the performance of wishbone bus?

Please be more specific about what kind of performance and for what kind of 
application.

Marko

--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [oc] DMA in ethernet
Next by Date: Re: [oc] Delay and latency ?
Prev by thread: Re: [oc] Query abt Switch level modelling in Verilog
Next by thread: [oc] DMA in ethernet
Index(es):
- Date
- Thread