> I am going to prepare VHDL coding guidlines based on > your guidlines > OK. But don't make another document. It is better if we have one document with two sections, one VHDL and other Verilog specific and rest of the sections that are HDL independent. And try to write some examples of VHDL to highlight as much recommendations as possible. regards, Damjan