I have finished designing the memory controller and checked in the Verilog source code and an updated spec. A test bench is included as well. To find out more about the memory controller please go here: http://www.opencores.org/cores/mem_ctrl/index.shtml To get the latest spec, go here: http://www.opencores.org/cores/mem_ctrl/mc_doc.pdf Cheers ! -- rudi