[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[pci] reviera - simulation script
The simulation is not working yet. Any input is very wellcomed.
1. simulation start batch
2. do file
1.
echo start > rx_sim1.txt
del rv_sim.log
call "C:\Program Files\Aldec\Riviera\etc\setenv.bat"
"C:\Program Files\Aldec\Riviera\bin\vsimsa.exe" rv_sim.do
echo start > rx_sim2.txt
2.
cd C:\pini\verilog\OpenCore\pci\rv
log rv_sim.log
set rwork rwork.lib
asim -lib rwork SYSTEM glbl
trace /SYSTEM/pci_clock
trace /SYSTEM/AD 
trace /SYSTEM/CBE 
trace /SYSTEM/RST 
trace /SYSTEM/reset 
trace /SYSTEM/INTA 
trace /SYSTEM/MAS0_REQ 
trace /SYSTEM/MAS0_GNT 
trace /SYSTEM/MAS1_REQ 
trace /SYSTEM/MAS1_GNT 
trace /SYSTEM/MAS2_REQ 
trace /SYSTEM/MAS2_GNT 
trace /SYSTEM/FRAME 
trace /SYSTEM/IRDY 
trace /SYSTEM/TAR0_IDSEL
trace /SYSTEM/TAR1_IDSEL
trace /SYSTEM/TAR2_IDSEL
trace /SYSTEM/DEVSEL 
trace /SYSTEM/TRDY 
run -all
endsim
--
Best Regards,
Pinhas Krengel
Sr. ASIC / FPGA Engineer
Formalized Design Alliance Partner
011 972-9-894-7865 Home Office
011 972-54-679-119 Portable
480-545-4555 Jim McHood, VP Engineering
www.formalized.com
--
--
To unsubscribe from pci mailing list please visit http://www.opencores.org/mailinglists.shtml