[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] ata/rtl/verilog/ocidec-1 ud_cnt.v ro_cnt.v rev ...

To: cvs-checkins@opencores.org
Subject: [cvs-checkins] ata/rtl/verilog/ocidec-1 ud_cnt.v ro_cnt.v rev ...
From: OpenCores CVS Agent <cvs-checkins-agent@opencores.org>
Date: Sat, 16 Feb 2002 11:42:19 +0100
Sender: owner-cvs-checkins@opencores.org

CVSROOT:	/home/oc/cvs
Module name:	ata
Changes by:	rherveille	02/02/16 11:42:19

Modified files:
	rtl/verilog/ocidec-1: ud_cnt.v ro_cnt.v revision_history.txt 
	                      atahost_top.v atahost_pio_tctrl.v 
	                      atahost_controller.v 

Log message:
	Added disclaimer
	Added CVS information
	Changed core for new internal counter libraries (synthesis fixes).

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml

Prev by Date: [cvs-checkins] ata/bench/verilog test_bench_top.v
Next by Date: [cvs-checkins] ethernet/sim/rtl_sim/run top_modelsim.do
Prev by thread: [cvs-checkins] ethernet/rtl/verilog eth_defines.v eth_top.v
Next by thread: [cvs-checkins] ata/bench/verilog test_bench_top.v
Index(es):
- Date
- Thread