Hi...
I am looking for a FREE :
*tool to simulate vhdl code.. without restrictions? with graphic interface.
*tool to sinthetize vhdl code?
thanks in advances..!!
Friman S.C
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml