Hello everyone Does anybody know how to design a modulo N(N>=16) logic that using as less clock cycle as possible? Thank you in advance. Jay __________________________________________________ Do You Yahoo!? Try FREE Yahoo! Mail - the world's greatest free email! http://mail.yahoo.com/ -- To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml