Just added Hexconv sw to Risc5x, a simple utility that converts .HEX program files to Xilinx block ram initialisation attributes. Makes it a bit easier to get the core up and running in real life, without the hassle of Coregen ! Cheers, MikeJ -- To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml