[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [oc] ALDEC Vs. ModelSIM (VHDL Simulator)

To: cores@opencores.org
Subject: Re: [oc] ALDEC Vs. ModelSIM (VHDL Simulator)
From: ramkripalec@yahoo.co.uk
Date: Fri, 8 Feb 2002 12:19:14 +0100
Reply-To: cores@opencores.org
Sender: owner-cores@opencores.org



----- Original Message ----- 
From: Jimmy Hui <Jimmy_Hui@a... > 
To: "'cores@o... '" <cores@o... > 
Date: Tue, 4 Apr 2000 10:33:11 -0700 
Subject: [oc] ALDEC Vs. ModelSIM (VHDL Simulator) 

> 
> 
> Has anyone used the ALDEC  VHDL simulator (current version is 3.6, 
> www.aldec.com free eval)?  How is it compared to the one by 
> MODELSIM (Model 
> Technology)? 
> 
> Thanks, 
> 
> Jimmy 
> 
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml

Follow-Ups:
- Re: [oc] ALDEC Vs. ModelSIM (VHDL Simulator)
  - From: "Paul Baxter" <paul_baxter@ntlworld.com>

Prev by Date: [oc] Problem with EDF format
Next by Date: Re: [oc] IDE in unix
Prev by thread: [oc] Verilog C++ Convertor
Next by thread: Re: [oc] ALDEC Vs. ModelSIM (VHDL Simulator)
Index(es):
- Date
- Thread