[
Date Prev
][
Date Next
][
Thread Prev
][
Thread Next
][
Date Index
][
Thread Index
]
[oc] IDE core model
To
: <
cores@opencores.org
>
Subject
: [oc] IDE core model
From
: "Ed Piebiak" <
fast-ed@home.com
>
Date
: Wed, 21 Jun 2000 12:08:59 -0600
Reply-To
:
cores@opencores.org
Sender
:
owner-cores@opencores.org
I'm curious if anyone has started on building a core for an IDE controller. I would be interested in collaborating with them, or at least buying them a few beers if they have already finished one.
Thanks.
Ed Piebiak
fast-ed@home.com
Follow-Ups
:
Re: [oc] IDE core model
From:
"Lior Shtram" <lior@mindless.com>
Prev by Date:
[oc] Could you send me the verilog source code of the synchronous dram controller ?
Next by Date:
Re: [oc] MISCs and partially desinchronized networks
Prev by thread:
RE: [oc] I2C VHDL CORES ASK?
Next by thread:
Re: [oc] IDE core model
Index(es):
Date
Thread