

# TDM controller card

Jmil Kh tib

NON\_EN\_1

Open  [www.openstreetmap.org](https://www.openstreetmap.org) Project

## 1 List of authors and changes

---

## 2 Project Definition

### 2.1 Introduction

Time division multiplexing is a scheme used to communicate between systems or devices via shared interface lines. Each device or system

## 2.2 External Interface

Signal name	Direction	Description
Control interface		
CLK_I	Input	System clock
Reset_n	Input	



Signal Name	Wishbone signal
Master configuration connect to FIFO	Receive channel
CLK_I	CLK_I
Ext	not CS_I
ExD[7:0]	DATA_O(7:0)
ExVali Data	SEL_O
ExVali Data	KEY_I

Signal Name	Wishbone signal
-------------	-----------------

© Open Access Project

Done an interrupt is generated when the buffer is empty  
an interrupt is generated when the buffer has data respectively.

Rx HDLC (B1)

Rx HDLC (B2)



© Open Access Project



