




POTENTIAL PROBLEM #1:
 Since TRDY is assigned based on the IRDYnon-registered input, then pci_trdy_out, even if it is subsequently registered, may be too short to allow the rest of the logic to work correctly when IRDY & TRDY are crowding CLK from opposite directions.

WHERE I STARTED FROM:
 Basically, what happened is that I am unable to write to the command register in PCI space yet in order to set the memory enable bit, or change the BAR0. In searching why, I can see that load_to_conf_out does not assert. I am suspecting a timing problem because IRDY is asserted from the master initiating this configuration write and it de-asserts only 2NS after CLK33 rises.

POTENTIAL PROBLEM #3:
 Since IRDY is de-asserted a couple of NS after clk rises, the combinatorial logic in one of the connected blocks may not see IRDY before the clk signal internal to the FPGA as a result of PAR rises (this is a routing issue, but it is caused by the original logic PAR is attempting to route).

SUPPOSITION:
 Perhaps both IRDY & TRDY should only be used as registered variables so they exist for one complete clock cycle for the combinatorial logic. Unfortunately, I am not familiar enough yet with the logic, nor am I sure I am right in the first place to make these changes.

POTENTIAL PROBLEM #2:
 Since IRDY & TRDY are used in combinatorial logic sometimes, the fact that they are both asserted for only a few NS may cause the logic to work incorrectly.



Title		
IRDY/TRDY Relationships		
Size	Document Number	Rev
B	Charles Krinke cfk@pacbell.net	B
Date:	Sunday, July 07, 2002	Sheet 1 of 1