I am re-synthesizing fmul and it looks that most of the time spends in mul24_r module (obviously, isn't it). To be exact this time is about 90% of clock cycle. I think it would be good to split mul24_r at least into two stages. --damjan __________________________________________________ Do You Yahoo!? Get Yahoo! Mail – Free email you can access from anywhere! http://mail.yahoo.com/