

Boundary-Scan Architecture and compliance to the IEEE Std 1149.1

The dedicated test access port (TAP) is fully compliant to the IEEE Std. 1149.1. It consists of 5 dedicated signal pins, a 16-state TAP Controller and three test da

through the appropriate states shown in **Figure 2**. The states of the data register scan and instruction register scan blocks are 2 mirror images of each other, adding symmetry to the protocol sequences. The first action that occurs when either

Figure 4: Output Cell



